Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (2024)

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

RegisterLog in

  • Digital Design and Embedded Programming
  • PLD, SPLD, GAL, CPLD, FPGA Design
  • Thread starterCesar0182
  • Start dateJul 7, 2021
Status
Not open for further replies.
  • Jul 7, 2021
  • #1

C

Cesar0182

Member level 5
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (1)
Joined
Feb 18, 2019
Messages
85
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
825

Greetings, tell you that a couple of days ago I am migrating a project for a Virtex-5 made in ISE 14.5 to Kintex Ultrascale in Vivado 2019.2. At the moment I have managed to update and adapt almost all the ip cores with the exception of Aurora 8B10B since I cannot generate the same size of the tkeep signal that the previous version has. Could someone tell me how I can configure this to get a 3-bit tkeep?

Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (2)

this is the configuration in Vivado, this generates a tkeep = 8 bits

Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (3)

Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (4)

this is the configuration in ISE, this generates a tkeep = 3 bits

Solution

N

  • N

    niciki

  • Jul 15, 2021

Regarding your errors from post #4 - why l1_coregen_aurora_stub.vhdl is in your project?
Delete it from your project and use l1_coregen_aurora_core.v instead as it clearly states that it is a top level module and has your missing ports:

Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (5)


Even better: for generated IP cores in Vivado, Xilinx recommends using .xci files (l1_coregen_aurora.xci in your case). Source: http://www.xilinx.com/support/answers/69690.html

IMHO the best starting point with Aurora is an example design as states in PG046 (Aurora 8B/10B v11.1, LogiCORE IP Product Guide):

Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (6)

Sort by dateSort by votes

  • Jul 7, 2021
  • #2

T

TrickyDicky

Advanced Member level 7
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (7)
Joined
Jun 7, 2010
Messages
7,110
Helped
2,081
Reputation
4,181
Reaction score
2,048
Trophy points
1,393
Activity points
39,769

Is it an AXI interface? TKEEP of 3 bits would indicate only a 24 bit data bus. Tkeep 8 bits indicates 64 bits. Possibly they compressed TKEEP (against axi spec) in the ISE version to be a count rather than actual tkeep?

Upvote0Downvote

  • Jul 9, 2021
  • #3

N

niciki

Full Member level 3
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (8)
Joined
Apr 11, 2018
Messages
179
Helped
33
Reputation
66
Reaction score
39
Trophy points
38
Location
Gdańsk, Poland
Activity points
1,751

Size of TKEEP is the number of bytes computed as:
Number of lanes * Lane Width.

AFAIK ISE 14.5 and IPCore Aurora 8B10B v5.3 generates interface LocalLogic (LL) without TKEEP and Vivado generates AXI interface.

You need a glue logic between them.

Last edited:

  • Jul 9, 2021
  • #4

C

Cesar0182

Member level 5
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (9)
Joined
Feb 18, 2019
Messages
85
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
825

thanks for your answer @TrickyDicky and @niciki , I just implemented logic to adapt tkeep from 3 bit (Aurora 8B10B v5.3) to 8 bit (Aurora 8B10B v11.1), but I am getting the following errors while synthesizing. Could you explain to me why this happens?

Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (10)

I have been able to verify that those ports are not in l1_coregen_aurora_stub.vhdl.

Upvote0Downvote

  • Jul 9, 2021
  • #5

N

niciki

Full Member level 3
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (11)
Joined
Apr 11, 2018
Messages
179
Helped
33
Reputation
66
Reaction score
39
Trophy points
38
Location
Gdańsk, Poland
Activity points
1,751

Clean the project and then elaborate the design (not synthesise). Show us errors/warnings at that stage.

Upvote0Downvote

  • Jul 12, 2021
  • #6

C

Cesar0182

Member level 5
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (12)
Joined
Feb 18, 2019
Messages
85
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
825

niciki said:

Clean the project and then elaborate the design (not synthesise). Show us errors/warnings at that stage.

I have not really synthesized the project, the errors I get are when I elaborate it.

Upvote0Downvote

  • Jul 13, 2021
  • #7

N

niciki

Full Member level 3
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (13)
Joined
Apr 11, 2018
Messages
179
Helped
33
Reputation
66
Reaction score
39
Trophy points
38
Location
Gdańsk, Poland
Activity points
1,751

What are the full config options for Aurora IP core in Vivado? You have only shown the beginning of them. Scroll down and put here all.

Upvote0Downvote

  • Jul 13, 2021
  • #8

C

Cesar0182

Member level 5
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (14)
Joined
Feb 18, 2019
Messages
85
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
825

niciki said:

What are the full config options for Aurora IP core in Vivado? You have only shown the beginning of them. Scroll down and put here all.

@niciki these are all the configuration options

Attachments

  • vivado ip conf2.PNG

    79.8 KB· Views: 166

  • vivado ip conf3.PNG

    107.1 KB· Views: 165

  • vivado ip conf4.PNG

    98.7 KB· Views: 161

  • vivado ip conf5.PNG

    37.9 KB· Views: 161

Upvote0Downvote

  • Jul 13, 2021
  • #9

N

niciki

Full Member level 3
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (19)
Joined
Apr 11, 2018
Messages
179
Helped
33
Reputation
66
Reaction score
39
Trophy points
38
Location
Gdańsk, Poland
Activity points
1,751

Give us the design: HDL or block design to see how you connect the Aurora core.
Are some ports not connected?
Check if you can upgrade Aurora IP (not whole Vivado, just the Aurora IP). AFAIK upgrading this IP Core is free of charge if it is existing - some time ago I had issues with generating and upgrading Aurora IP helped.

One thing - shared logic. Are you make a use of the example design, because shared logic with presented options is in the example design, i.e. not in the core. Try to make them inside the core and eraborate once again.

Upvote0Downvote

  • Jul 14, 2021
  • #10

C

Cesar0182

Member level 5
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (20)
Joined
Feb 18, 2019
Messages
85
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
825

niciki said:

Give us the design: HDL or block design to see how you connect the Aurora core.
Are some ports not connected?
Check if you can upgrade Aurora IP (not whole Vivado, just the Aurora IP). AFAIK upgrading this IP Core is free of charge if it is existing - some time ago I had issues with generating and upgrading Aurora IP helped.

One thing - shared logic. Are you make a use of the example design, because shared logic with presented options is in the example design, i.e. not in the core. Try to make them inside the core and eraborate once again.

I attach the source files and the compressed IP I am using. @niciki I tell you that I have changed to "include shared logic in core" but I am having the same error.

Attachments

  • src.rar

    6.5 KB· Views: 103

  • l1_coregen_aurora.rar

    1.6 MB· Views: 133

Upvote0Downvote

  • Jul 15, 2021
  • #11

N

niciki

Full Member level 3
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (21)
Joined
Apr 11, 2018
Messages
179
Helped
33
Reputation
66
Reaction score
39
Trophy points
38
Location
Gdańsk, Poland
Activity points
1,751

Regarding your errors from post #4 - why l1_coregen_aurora_stub.vhdl is in your project?
Delete it from your project and use l1_coregen_aurora_core.v instead as it clearly states that it is a top level module and has your missing ports:

Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (22)


Even better: for generated IP cores in Vivado, Xilinx recommends using .xci files (l1_coregen_aurora.xci in your case). Source: http://www.xilinx.com/support/answers/69690.html

IMHO the best starting point with Aurora is an example design as states in PG046 (Aurora 8B/10B v11.1, LogiCORE IP Product Guide):

Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (23)

Upvote0Downvote

Solution

  • Aug 4, 2021
  • #12

C

Cesar0182

Member level 5
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (24)
Joined
Feb 18, 2019
Messages
85
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
825

niciki said:

Regarding your errors from post #4 - why l1_coregen_aurora_stub.vhdl is in your project?
Delete it from your project and use l1_coregen_aurora_core.v instead as it clearly states that it is a top level module and has your missing ports:
View attachment 170783
Even better: for generated IP cores in Vivado, Xilinx recommends using .xci files (l1_coregen_aurora.xci in your case). Source: http://www.xilinx.com/support/answers/69690.html

IMHO the best starting point with Aurora is an example design as states in PG046 (Aurora 8B/10B v11.1, LogiCORE IP Product Guide):
View attachment 170785

thanks for the help @niciki , i was finally able to solve my problem.

Upvote0Downvote

  • Aug 5, 2021
  • #13

N

niciki

Full Member level 3
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (25)
Joined
Apr 11, 2018
Messages
179
Helped
33
Reputation
66
Reaction score
39
Trophy points
38
Location
Gdańsk, Poland
Activity points
1,751

I am glad that I could help you. What was exactly the solution?

Upvote0Downvote

Status
Not open for further replies.

Similar threads

  • N

    Launch Simulation Error in Vivado

    • Started by Natasha_
    • Replies: 1

    PLD, SPLD, GAL, CPLD, FPGA Design

  • B

    [SOLVED]Writing a verilog code to generate a single pulse?

    • Started by BALU@FPGA
    • Replies: 1

    PLD, SPLD, GAL, CPLD, FPGA Design

  • S

    how to set global include in synplify, like vivado "set global include"

    • Started by skyworld_cy
    • Replies: 5

    PLD, SPLD, GAL, CPLD, FPGA Design

  • A

    [SOLVED]any free SGMII IP for vivado

    • Started by aminpix
    • Replies: 5

    PLD, SPLD, GAL, CPLD, FPGA Design

  • Asynchronous, Asymmetrical FIFO using logiCORE FIFO Generator in Vivado

    • Started by hassannriaz
    • Replies: 4

    PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

  • Digital Design and Embedded Programming
  • PLD, SPLD, GAL, CPLD, FPGA Design
Configure Aurora 8b10b in Vivado 2019.2 to generate 3-bit tkeep (2024)
Top Articles
Latest Posts
Recommended Articles
Article information

Author: Jonah Leffler

Last Updated:

Views: 5408

Rating: 4.4 / 5 (65 voted)

Reviews: 80% of readers found this page helpful

Author information

Name: Jonah Leffler

Birthday: 1997-10-27

Address: 8987 Kieth Ports, Luettgenland, CT 54657-9808

Phone: +2611128251586

Job: Mining Supervisor

Hobby: Worldbuilding, Electronics, Amateur radio, Skiing, Cycling, Jogging, Taxidermy

Introduction: My name is Jonah Leffler, I am a determined, faithful, outstanding, inexpensive, cheerful, determined, smiling person who loves writing and wants to share my knowledge and understanding with you.